

# 1 A Duty-Cycle Controlled Variable-Gain Amplifier

2

3 the date of receipt and acceptance should be inserted later

4 **Abstract** In this paper, a variable-gain amplifier (VGA) adjusted by the duty-  
5 cycle of a control signal is presented. This circuit is based on the superregenerative  
6 concept created by Armstrong back in the 1920's. The technique selected allows a  
7 fine control of the gain to be performed without any D/A converter at the interface  
8 between the digital control and the amplifier, as generally seen in other VGAs. An  
9 integrated-circuit version of the VGA was fabricated in a standard 180 nm CMOS  
10 process, aimed at achieving low-power consumption. Simulation results show a  
11 maximum gain of 45 dB within a 900 mV linear range, 0.5 % THD and a power  
12 consumption of  $6.4 \mu\text{W}$ . Measurements on the chip were performed and the results  
13 corroborate the simulations.


14 **Keywords** Signal conditioning · Superregenerative amplifier · Variable gain  
15 amplifier · Analog design

## 1 Introduction

2 Wireless body area networks (WBANs) have become an important research sub-  
3 ject which will promote innovation in the near future [1,2]. In a typical WBAN  
4 scenario, wireless sensor nodes are installed in or on the body of a person, re-  
5 quiring miniaturized solutions and, as a consequence, the use of small batteries or  
6 battery-free circuits. These ultra-low power systems are typically composed of one  
7 or more sensors, an analog front-end for signal conditioning, a processor unit and  
8 a transceiver.

9 As shown in Fig. 1, a biopotential analog front-end usually includes a variable-  
10 gain amplifier (VGA) which is commonly controlled by a digital circuit [3,4]. There  
11 is a common trade-off between gain resolution and area or complexity [5], which  
12 can affect the cost of the system. In this paper, we propose a VGA that can be  
13 controlled by the duty-cycle of a digital signal. This digital gain control makes  
14 this circuit a suitable alternative to common VGAs and PGAs due to its easy gain  
15 setting, since it eliminates the necessity for a D/A converter while preserving a  
16 high gain-step resolution [6]. The circuit is based on the superregenerative concept,  
17 which has regained the attention of the circuit designers in the RF field [7]. The  
18 superregenerative (SR) amplifier was idealized by Edward Armstrong, who aimed  
19 to develop a circuit capable of providing high gain with a low component count  
20 and, as a consequence, low power consumption [8]. In [9], the authors considered  
21 the application of the superregenerative technique in an amplifier for baseband  
22 signals, demonstrating the concept using discrete components.

23 In a previous study [6], the functionality of the baseband superregenerative  
24 amplifier was demonstrated as part of an automatic gain control (AGC) loop for



**Fig. 1** General block diagram of an analog front-end (AFE) for biopotential signal acquisition.

1 biomedical signal acquisition. This implementation added two main features to  
 2 the implementation in [9]: sampling the input signal in a differential configura-  
 3 tion, to increase the rejection of the common-mode signal, and making the gain  
 4 independent on the input source impedance by separating the sampling and the  
 5 amplification phases.

6 In this paper, we extend the research described in [10] and [6] by reporting  
 7 an integrated-circuit (IC) version of the amplifier implemented in [6], together  
 8 with simulation and measurement results. The integrated circuit was designed in  
 9 a 180 nm standard CMOS technology. Its core circuit is a negative resistance using  
 10 a transconductor designed to compensate for low-frequency noise as well as offset  
 11 voltage. Its power consumption was found to be  $6.4 \mu\text{W}$ , with a gain range of 45 dB,  
 12 this being suitable for low-power circuits such as WBANs or wireless sensor nodes.

## 13 **2 SR amplification concept**

14 In Fig. 2(a) we represent the concept of the VGA based on the baseband superre-  
 15 generative amplifier. The circuit amplifies taking advantage of its periodically-reset  
 16 unstable state. Its functioning principle is well-described in [6, 9].

1 In the time domain, the circuit responds as follows: first, the capacitor is dis-  
 2 charged after closing the switch. The switch is then turned off and the input is  
 3 connected to the amplifier. Since the circuit is unstable, the output will be an  
 4 exponentially increasing voltage, which can be expressed by:

$$V_o(t) = w(t)V_{in}(t) \left( \frac{1}{R_G C_A} \times e^{-\frac{rem(t, T_{op})}{\tau_0}} \right) \quad (1)$$


5 where  $V_{in}(t)$  is the input voltage source,  $R_G$  is the input-source impedance,  $T_s$  is  
 6 the sampling period,  $T_{op}$  is the time for which the switch remains open at each  
 7 sampling period,  $\tau_0$  is the time constant of the system given by

$$\tau_0 = (R_G // -R_l)C_A, \quad (2)$$

8 and  $rem(x, y)$  is defined as the remainder after the division between  $x$  and  $y$ , and  
 9  $w(t)$  is a window-type function defined as

$$w(t) = \begin{cases} 1 & \text{for } mT_s \leq t \leq mT_s + T_{op} \\ 0 & \text{for } mT_s + T_{op} < t < (m+1)T_s \end{cases}, \quad m = 1, 2, 3... \quad (3)$$

10 The circuit in Fig. 2(a) is designed for  $R_l \ll R_G$  and thus the time constant  
 11 in (2) approximates to  $\tau_0 = -R_l C_A$ , which is negative, thus explaining the expo-  
 12 nential growth in (1). A typical output waveform of the amplifier is illustrated in  
 13 Fig. 2(b). Each time the switch opens amplification takes place until it is stopped  
 14 by closing the switch again; therefore, periodic exponential pulses can be observed  
 15 ( $V_o(t)$ ). The degree of amplification is dependent on the time for which the switch  
 16 remains open and, as can be observed, the signal can achieve large values due to  
 17 the exponential dependence on this period. By adding a sample-and-hold circuit  
 18 working at the end of each pulse ( $V_{SH}(t)$ ) and passing the sampled signal through



**Fig. 2** Superregenerative amplifier (a) concept and (b) time-domain response.

1 a smoothing filter, a final amplified version of the input signal is obtained. It should  
 2 be noted that a simple state machine, as implemented in our measurement setup  
 3 detailed in the results section, can be used as the control signals generator.

#### 4 **3 SR baseband amplifier**

5 The design of a superregenerative baseband amplifier is strongly dependent on  
 6 the circuit which implements the negative resistance. The topology adopted in  
 7 this study is shown in Fig. 3(a), where the negative resistance is obtained from  
 8 an operational transconductance amplifier (OTA) configured in positive-feedback  
 9 mode. This implementation is suitable for low-power consumption and does not  
 10 require the use of resistors.

As explained in [6, 10], in relation to the circuit architecture, some switches are included in the circuit shown in Fig. 3(a) with the purpose of improving two main issues with respect to the implementation in [9]: first, the input signal is sampled in a differential configuration, which ideally eliminates the input common-mode signal. The second improvement is that the sampling and the amplification phases are performed separately, making the gain independent of the input source impedance.

The time response of the amplifier is expressed by (4)

$$V_o(t) = \sum_{m=1,2,\dots} w(t)V_{in}(mT_{clk}) \left( e^{-\frac{t-mT_{clk}}{\tau}} \right) \quad (4)$$

where  $V_{in}(mT_{clk})$  refers to the input signal sampled at the capacitor  $C_A$  at time  $mT_{clk}$ .

The VGA analyzed here in this paper has three operating phases, as shown in Fig. 3(b). The capacitor is discharged during each sampling period at phase  $\phi_R$ . The signal source  $V_{in}(t)$  is then connected to the amplifier capacitor  $C_A$  during the phase  $\phi_S$  so that the signal is sampled with a sampling frequency  $f_s = 1/T_{CLK}$ . After the sampling phase,  $C_A$  is attached to the negative resistance. As a result, the sampled voltage in the capacitor is exponentially amplified until the control signal ( $\phi_A$ ) is disabled. As mentioned previously, the sample-and-hold circuit acts at the end of the amplification period ( $\phi_{SH}$ ) and further filtering is needed in order to reconstruct the output signal.

It can be easily proved that the OTA in positive feedback mode is equivalent to a negative resistor of value  $\frac{-1}{G_m}$ , where  $G_m$  is the OTA transconductance [11]. Hence, the VGA gain can be written as:

$$G(T_A) = e^{-\frac{T_A}{\tau}} \tag{5}$$

1 where  $\tau$  is expressed as:

$$\tau = \tau_{OTA} = -\frac{C_A}{G_m} \tag{6}$$

2 As can be noted from (5), the gain is dependent on the duration of  $T_A$ .







Fig. 3 SR - VGA (a) architecture under analysis and (b) corresponding timing diagram.

## 1 4 Integrated circuit implementation

2 We designed an integrated version of the SR amplifier, paying particular attention  
 3 to the offset voltage compensation and linearity of the OTA, as described in the  
 4 next section.



**Fig. 4** OTA-based amplifier (a) schematic circuit including auto-zero technique and (b) corresponding timing diagram.




**Fig. 5** Representation of OTA offset-compensation during the auto-zero phase.

#### 1 4.1 Design considerations

2 The design of the VGA starts with the selection of the  $C_A$  capacitor value, which  
 3 is important since it directly influences in the gain and the operating frequency of  
 4 the circuit. Also, the total output noise of the circuit, assumed to originate mainly  
 5 from thermal noise sources, is strongly dependent on the capacitor value, , as it  
 6 is proportional to  $k_B T / C_A$ , where  $k_B$  is the Boltzmann constant and  $T$  is the  
 7 temperature in Kelvin degrees.

8 Another issue to be considered in relation to the implementation of the pro-  
 9 posed VGA is the non-idealities of the OTA. These include the input offset volt-  
 10 age, intrinsic noise, output impedance and linearity. Both offset voltage and low-  
 11 frequency noise were addressed by adding the auto-zero technique. With the use  
 12 of this technique we sought to reduce the variation in the gain during the ampli-  
 13 fication phase and prevent saturation of the circuit while working in a high-gain



**Fig. 6** Schematic diagram of the OTA used in positive feedback for negative resistance emulation, including double input for offset compensation. Cascode mirrors are not shown.


1 configuration, since the offset voltage of the low frequency noise could be even  
 2 higher than a small input signal.

3 The final schematic diagram of the circuit with the addition of the auto-zero  
 4 technique is shown in Fig. 4(a). As can be observed, a double-input OTA is re-  
 5 quired in order to produce the offset compensation. An extra control signal  $\phi_{AZ}$  is  
 6 also needed, as shown in the complete timing diagram in Fig. 4(b). Figure 5 aids  
 7 an understanding of how the second input of the OTA compensates the offset in  
 8 the main transconductor ( $G_{m1}$ ) offset-compensation process. The offset compen-  
 9 sation is performed while the circuit is out of the amplification phase: the OTA  
 10 inputs ( $IN_1$ ) are shorted ( $\overline{\phi_A}$ ) and an output current proportional ( $i_{o1}$ ) to its input

1 offset voltage is produced. When the switch controlled by  $\phi_{AZ}$  closes, the com-  
2 pensation capacitor  $C_{AZ}$  starts to charge. If the output conductance of the OTA  
3 is high enough ( $R_o \gg 1/G_{m1}$ ) and we consider that the offset voltage at the sec-  
4 ond transconductor negligible, by choosing an appropriate transconductance ratio  
5 ( $G_{m1}/G_{m2}$ ), then the voltage at the capacitor produces an output current from  
6 the second transconductor ( $i_{o2}$ ) which will compensate for the first transconductor  
7 current until the current charging the compensating capacitor ( $i_{C_{AZ}}$ ) reduces to  
8 zero. This voltage is then held during each amplification phase. Due to charge in-  
9 jection and finite output impedance, there will still be a residual offset [12], which  
10 should be estimated and considered during the amplifier design according to the  
11 system specifications. For our design, the maximum tolerated residual offset was  
12 considered to be 0.2 mV.

13 Besides the compliance with the auto-zero process, the OTA was designed to  
14 have sufficient linear ranges at the output and input, so that its transconductance  
15 is kept constant along the amplified signal swing, aiming at low distortion. A  
16 symmetrical single-ended topology with a degenerated input pair was selected.  
17 This topology also allowed the current consumption to be kept low. In order to  
18 increase the output impedance, cascode current mirrors were used.

19 A simplified schematic diagram of the OTA is shown in Fig. 6. An extra current  
20 mirror path activated by a selector was included. Thus, the transconductance could  
21 be switched between two values. A relation of 1 to 100 was selected with the aim  
22 of enabling flexibility in terms of the time constant. The final values of the OTA  
23 transconductance and the  $C_A$  capacitance were selected in order to achieve at  
24 least 40 dB within a bandwidth of 1 kHz. The transconductance ratio was set at 10,  
25 considering the dynamic range of the input signal and the residual offset tolerance.



**Fig. 7** Chip photograph.


1 Appropriate layout techniques such as common centroid and interdigitation were  
2 used in order to reduce the offsets from the OTA. For  $C_A$ , a 100 pF dual-MiM  
3 capacitor was used, but an external pin was also included for the use of other  
4 external capacitors in parallel with the integrated one. In the photograph of the  
5 chip in Fig. 7 the top-metal capacitors layers can be observed. The capacitors were  
6 placed over the other analog blocks in order to reduce the effective circuit area.

#### 7 4.2 Results


8 The circuit was designed in a  $0.18\ \mu\text{m}$  standard CMOS process with a 1.8 V sup-  
9 ply voltage. The negative resistance was characterized by measuring the output  
10 current of the OTA while sweeping its differential input voltage with a 500 mV  
11 span centered at the common-mode voltage (analog reference). The results are  
12 reported in Fig. 8(a). The difference between the measured and the expected cur-  
13 rent of an ideal transconductor is also plotted. The linearity of the transfer curve  
14 was considered for a maximum current error of 5%. Therefore, the linear range  
15 was approximately 900 mV, that is, half of the supply voltage. Five chips were

1 measured and all presented the same linear response. From the measurement of  
 2 the current, the transconductance was obtained considering its derivative with re-  
 3 spect to the input voltage (Fig. 8(b)). The average value for  $G_m$  was  $2.6 \mu\text{S}$ , which  
 4 represents an equivalent negative resistance of  $385 \text{ k}\Omega$ . This is in agreement with  
 5 the results of the MC analysis which revealed a variation of  $4\%$  in  $3\sigma$  in relation  
 6 to the designed value of  $G_m = 2.5 \mu\text{S}$ . The measured OTA consumption from the  
 7 supply voltage was  $2.7 \mu\text{A}$ , excluding the bias reference circuit.

8 The offset-compensation was evaluated by simulating the amplifier response  
 9 through a purposely inserted offset voltage at the input of the OTA. This is shown  
 10 in Fig. 9, where the transition between the moment before and after the insertion



**Fig. 8** Measured (a) linear range of the OTA calculated from its output current as a function of the input differential voltage at  $IN_1$ , considering a maximum error of  $5\%$  from an ideal OTA response, and (b) transconductance obtained from its derivative with respect to the input voltage ( $V_i$ ).



**Fig. 9** Transient simulation results showing the amplifier output voltage response to a dynamically inserted offset-voltage in the OTA. The input signal is a 1 mV - 100 Hz sinewave and the amplification time was set at  $T_A = 100 \mu\text{s}$

1 of the offset voltage does not cause a notable change in the output voltage. In  
 2 contrast, the voltage in the compensation capacitor (shown below) senses and  
 3 responds to the input offset voltage inserted, demonstrating that the auto-zero  
 4 process implemented works correctly.


5 Deviations in the effective gain are expected from the variation in the  $G_m$ -  
 6 transconductance and  $C_A$ -capacitance values. A 200-run MC analysis was per-  
 7 formed from transient simulations of the VGA. A Verilog-A model of the transcon-  
 8 ductor was used, in order to accelerate the simulations. The simulation was de-  
 9 signed to consider only the  $C_A$ -capacitance as the variable parameter and three  
 10 values (nominal, bottom limit and top limit) extracted from the MC analysis of  
 11 the  $G_m$  variation were fixed. The results are reported in Fig. 10. On average, the  
 12 fluctuations in the capacitance values caused a standard deviation of 0.89 V/V.  
 13 Considering  $3\sigma$ , this was equivalent to 22% of the variation in the gain. On the

1 other hand, the ( $3\sigma$ ) gain variation due to transconductance alone was smaller,  
 2 representing almost 11% of the typical gain.


3 Measurements of the VGA were performed generating the control signals with  
 4 a finite-state machine implemented in a FPGA development board. On measuring  
 5 the VGA with the integrated  $C_A$  capacitor there was a DC component coupled  
 6 with the input AC signal, which suggested that the charge-injection effect was  
 7 greater than that expected. This effect decreased when using the output capacitor  
 8 configuration ( $C_A = 10\text{ nF}$  and  $G_m = 250\ \mu\text{S}$ ). An output-voltage signal as a  
 9 response of an sinusoidal input signal is shown in Fig. 11. The output signal was  
 10 also passed through a sample-and-hold circuit. The measured gain was around  
 11 10.5 V/V.

12 Finally, a characteristic curve for the gain-versus-duty-cycle was extracted from  
 13 simulations and measurements, which can be seen in Fig. 12. The gain shows an  
 14 exponential dependence on the amplification time, as predicted by (5). For high  
 15 gain measurements, the OTA exceeds its linear range. The estimated maximum  
 16 gain was of 45 dB, keeping the total harmonic distortion at less than 0.5%.

17 The main figure of merits of the VGA are summarized and compared with other  
 1 state-of-the-art solutions in Table 1. A higher gain range was achieved compared to



**Fig. 10** MC transient-simulation results for  $T_A = 100\ \mu\text{s}$  considering variations in  $C_A$  and  $G_m$ , where  $G_{m0}$  is the simulated value for the average transconductance.




**Fig. 11** Measured output of the circuit and its sample-and-hold version obtained from a 100 Hz-25 mV<sub>P</sub> input signal, at  $C_A = 10$  nF,  $F_{clk} = 5.5$  kHz and  $T_A = 100$   $\mu$ s.

2 the studies reported in [13] and [14]. In the case of the research described in [15], the  
3 circuit was intended to be used as the first front-end block and thus much higher  
4 power consumption was invested to obtain both a higher gain range and lower  
5 noise. In the case of [13], the area was smaller and the power consumption was  
6 lower compared with our work. However, we consider that the main contribution of  
7 this study to be the continuous gain control, which corresponds to the duty-cycle  
8 digital signal control.

**Table 1** Comparison of results

Parameter	[13]	[14]	[15]	This work
Gain range [dB]	6 – 20.8	16 - 28	10 – 62	16 – 45
Gain steps	4	16	Continuous	Continuous
Consumption [ $\mu$ W]	0.5	2	280	6.4
Area [ $\text{mm}^2$ ]	0.05	0.25	0.064	0.08
Supply voltage [V]	1	1.7	$\pm 1.5$	1.8
Process	0.35 $\mu\text{m}$	0.18 $\mu\text{m}$	0.35 $\mu\text{m}$	0.18 $\mu\text{m}$



**Fig. 12** Simulated and measured gain vs amplification time plotted which shows the exponential dependence of the gain on the duty-cycle of the control signal.

## 9 5 Conclusions

In this paper, we have described a superregenerative variable-gain amplifier suitable for biomedical signal acquisition. The amplification technique was based on the superregenerative concept created by Edward Armstrong. Architectural improvements in relation to a previous discrete-component implementation were proposed. A negative resistance based on a programmable-transconductance OTA suitable for the auto-zero technique was implemented in a standard 180 nm CMOS technology. The simulated results provided a maximum gain of 45 dB within a 900 mV linear range and a 0.5% THD, while consuming  $6.4 \mu W$ . Measurements verified that the circuit works properly, and the measured gain was in accordance with the variation expected based on the component tolerances, which was predicted using Monte Carlo simulations. The amplifier was found to be suitable for low-power analog front-ends in a closed-loop configuration which require fine gain control.

6 **Acknowledgements** The authors would like to thank CNPq for financial support and the  
7 MOSIS program for the test chip fabrication. Also, we thank Gabriel Manoel Da Silva for  
8 helping with the VGA measurements.

## 9 **References**

- 10 1. J. De Boeck, "Game-changing opportunities for wireless personal healthcare and lifestyle,"  
11 *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp.15-21,  
12 Feb. 2011.
- 13 2. Changhong Wang, Qiang Wang and Shunzhong Shij, Sousa, F.R., "A distributed wireless  
14 body area network for medical supervision," in *Proc. of the IEEE Instrumentation and*  
15 *Measurement Conference*, Graz, Austria, pp. 2612-2616, May 2012.
- 16 3. Yoo, J., Yan, L., Lee, S., Kim, H., and Yoo, H.: 'A wearable ECG acquisition system  
17 with compact planar-fashionable circuit board-based shirt', *IEEE Trans. on information*  
18 *technology in biomedicine*, 2009, 13, (6), pp. 897-902.
- 19 4. Ng, K.A., and Chan, P.K., 'A CMOS analog front-end IC for portable EEG/ECG moni-  
20 toring applications', *IEEE Trans. on Circuits and Systems I: Regular Papers*, 2005, 52, (11),  
21 pp. 2335-2347.
- 22 5. Catunda, S.Y.C., Naviner, J-F., Deep, G.S. and Freire, R.C.S., "Designing a programmable  
23 analog signal conditioning circuit without loss of measurement range," *IEEE Trans. on In-*  
24 *strumentation and Measurement*, v.52, n.5, pp. 1482-1487, 2003.
- 25 6. Romero, R.A., Silva, G.M., and Sousa, F.R., "A duty-cycle controlled variable-gain instru-  
1 mentation amplifier applied for two-electrode ECG measurement," in *Proc. of the IEEE*  
2 *Instrumentation and Measurement Conference*, Graz, Austria, pp. 1270-1274, May 2012.
- 3 7. P.E. Thoppay et al., "A 0.24-nJ/bit Super-Regenerative Pulsed UWB Receiver in 0.18- $\mu$ m  
4 CMOS," *IEEE Journal of Solid-State Circuits*, vol.46, no.11, pp.2623-2634, Nov. 2011.
- 5 8. E.H. Armstrong et al., "Some recent developments of regenerative circuits," in *Proc. of the*  
6 *IRE*, vol. 10, pp. 244-260, Aug. 1922.
- 7 9. P. Pala-Schonwalder et al., "Baseband Superregenerative Amplification," *IEEE Transac-*  
8 *tions on Circuits and Systems I: Regular Papers*, vol. 25, no 9, pp. 1930-1937, Sep. 2009.

- 
- 9 10. Figueiredo, A.P., Catunda, S.Y.C., and Sousa, F.R., “Uncertainty analysis of a superre-
- 10 generative pulse-width programmable gain amplifier,” in *Proc. of the IEEE Instrumentation*
- 11 *and Measurement Conference*, Minneapolis, USA, pp. 306–309, May 2013.
- 12 11. Li, D. and Tsvividis, Y. “Active LC Filters on silicon,” in *IEE Proceedings – Circuits,*
- 13 *Devices and Systems*, vol.147, no.1, pp.49-56, 2000.
- 14 12. Enz, C. and Temes, G. , “Circuit techniques for reducing the effects of op-amp imperfec-
- 15 tions: autozeroing, correlated double sampling, and chopper stabilization,” *Proceedings of*
- 16 *the IEEE*, v. 84, n. 11, p.15841614, 1996.
- 17 13. X. Zou, “A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface
- 18 Chip,” *IEEE Journal of Solid-State Circuits*, vol. 44, no 4, pp. 1067–1077, Apr. 2009.
- 19 14. L. Yan, “A 0.5- $\mu$ Vrms 12- $\mu$ W Wirelessly Powered Patch-Type Healthcare Sensor for Wear-
- 20 able Body,” *IEEE Journal of Solid-State Circuits*, vol. 45, no 11, pp. 2356–2365, Nov. 2010.
- 21 15. R. Rieger, “Variable-Gain, Low-Noise Amplification for Sampling Front Ends,” *IEEE*
- 22 *Transactions on Biomedical Circuits and Systems*, vol. 5, no. 3, pp. 253-261, June 2011.